MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Universal video encoder supporting encoding of NTSC, PAL, 960H, AHD, HD-CVI and HD-TVI
Control and status registers are written to and read from using a conventional 8-bit wide microprocessor interface.
The intellectual property block is provided as RTL compliant Verilog-2001 source code for FPGAs from all vendors or for ASICs.
查看 Universal video encoder supporting encoding of NTSC, PAL, 960H, AHD, HD-CVI and HD-TVI 详细介绍:
- 查看 Universal video encoder supporting encoding of NTSC, PAL, 960H, AHD, HD-CVI and HD-TVI 完整数据手册
- 联系 Universal video encoder supporting encoding of NTSC, PAL, 960H, AHD, HD-CVI and HD-TVI 供应商