Universal Chiplet Interconnect Express (UCIe) Controller
The controller IP implements a RDI interface to the PHY and a FDI interface between the Die-to-Die Adapter layer and Protocol layer. These interfaces include all the necessary sideband signaling for protocol discovery and negotiation between two dies and smooth link initialization and operation.
Synopsys UCIe Controller IP offers maximum performance, minimum latency and implementation flexibility. The IP ensures link reliability by supporting retry mechanism and performing CRC or parity checks for error detection.
The flexible IP implementation targets single module or multi-module configurations, both for advanced and standard packages.
Synopsys UCIe Controller IP interoperates with Synopsys UCIe PHY to provide a complete, low-latency die-to-die interface solution that is optimized for bandwidth, power and area.
查看 Universal Chiplet Interconnect Express (UCIe) Controller 详细介绍:
- 查看 Universal Chiplet Interconnect Express (UCIe) Controller 完整数据手册
- 联系 Universal Chiplet Interconnect Express (UCIe) Controller 供应商