USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
UMC L130LL 130nm Deskew PLL - 60MHz-300MHz
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference. The PLL can also multiply the clock reference by an integer between 1 and 4. It provides three 50% duty cycle skew aligned outputs that are divided down from the internal VCO frequency by 1, 2, and 4.
查看 UMC L130LL 130nm Deskew PLL - 60MHz-300MHz 详细介绍:
- 查看 UMC L130LL 130nm Deskew PLL - 60MHz-300MHz 完整数据手册
- 联系 UMC L130LL 130nm Deskew PLL - 60MHz-300MHz 供应商