You are here:
UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
查看 UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler 详细介绍：
- 查看 UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler 完整数据手册
- 联系 UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler 供应商
Memory Compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Single Port, Ultra High Speed, GF 22FDX, SRAM Memory Compiler