LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
UMC 40nm Low Power Process SP-SRAM with 213 bit cell
查看 UMC 40nm Low Power Process SP-SRAM with 213 bit cell 详细介绍:
- 查看 UMC 40nm Low Power Process SP-SRAM with 213 bit cell 完整数据手册
- 联系 UMC 40nm Low Power Process SP-SRAM with 213 bit cell 供应商
Memory Compiler IP
- Ultra High-Speed Cache Memory Compiler
- TSMC CLN12FFC Ternary Content Addressable Memory Compiler
- TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy
- TSMC CLN7FF Pre-search and Pipeline Ternary Content Addressable Memory Compiler
- Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - compiler range up to 1024 k