UltraScale Integrated 100G Ethernet Subsystem
The Xilinx 100 Gbps Ethernet MAC and PCS core provides high-performance interconnect technologies for communications equipment and flexibility in implementing emerging interface standards. The PCS portion of the IP can be configured in CAUI-10 (10 lanes x 10.3125G), CAUI-4 (4 lanes x 25.78125G) or a dynamically switchable CAUI-10 and CAUI-4 mode.
查看 UltraScale Integrated 100G Ethernet Subsystem 详细介绍:
- 查看 UltraScale Integrated 100G Ethernet Subsystem 完整数据手册
- 联系 UltraScale Integrated 100G Ethernet Subsystem 供应商