SweRV Core EL2, Single issue, embedded RISC-V core with 4-stage pipeline
You are here:
Ultra Low Power PMU - Shunt regulator SilTerra 0.18 μm
This macro-cell is an ultra low consumption Power Management Unit (PMU) core designed for Silterra 0.18µm C18G CMOS technology TO (thick oxide) and HP (thin oxide) process. The circuit has a shunt regulator, internal voltage and bias current generators, built-in power-on-reset and oscillator. The core is easily retargeted to any other CMOS technology with R-poly devices.
查看 Ultra Low Power PMU - Shunt regulator SilTerra 0.18 μm 详细介绍：
- 查看 Ultra Low Power PMU - Shunt regulator SilTerra 0.18 μm 完整数据手册
- 联系 Ultra Low Power PMU - Shunt regulator SilTerra 0.18 μm 供应商
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC8 Power Management Kit - TSMC 65 nm CLN65LP
- SC9MC Power Management Kit - UMC 28 nm L28HLP