10Gbps Multi-Link and Multi-Protocol PCIe 3.1 PHY IP for TSMC
Ultra-low power and high performance 12bit 1Msps SARADC
8-channel differential inputs or 20-channel single-ended inputs;
High performance: ENOB≥11.0bit @1Msps;
Ultra-low power: <1uA @1Ksps; <200uA @1Msps
查看 Ultra-low power and high performance 12bit 1Msps SARADC 详细介绍:
- 查看 Ultra-low power and high performance 12bit 1Msps SARADC 完整数据手册
- 联系 Ultra-low power and high performance 12bit 1Msps SARADC 供应商