You are here:
Ultra Low Power 10b 100kS/s ADC
The nSAD_ST65LP_1V2_AD10b100k is a 100kS/s, 8.9 ENOB, ultra-lowpower
SAR AD converter designed on the ST 65 LP technology. It
consumes 600nW on silicon, reaching an energy efficiency of
12.5fJ/conversion-step.
SAR AD converter designed on the ST 65 LP technology. It
consumes 600nW on silicon, reaching an energy efficiency of
12.5fJ/conversion-step.
特色
- - 600nW consumption during operation
- - Power-down consumption of 10nW
- - 0.037mm² area
- - Comparator auto-calibration
- - 20mV/V gain error and 1mV offset typical
- - 55.3dB SNDR
- - 62.6dB SFDR
- - 1.1 INL and 2.3 DNL
- - 1kHz ERBW
优势
- -
可交付内容
- - GDS II layouts
- - LEF abstracts
- - CDL netlists
- - Liberty timings
- - Verilog description
- - A full datasheet
- - An integration note
应用
- - Ultra-low power sensor interface
- - Autonomous sensor network nodes
- - Battery powered systems
- - Energy harvesting powered systems
查看 Ultra Low Power 10b 100kS/s ADC 详细介绍：
- 查看 Ultra Low Power 10b 100kS/s ADC 完整数据手册
- 联系 Ultra Low Power 10b 100kS/s ADC 供应商
ADC low power IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode
- 14-bit, 1200 MSPS Ultra Low Power ADC in 28nm CMOS
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- 14-bit, 300 MSPS Ultra Low Power ADC in 28nm CMOS
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability