You are here:
Ultra-Compact Data Encryption Standard (DES/3DES) Core
The DES1 ASIC/FPGA core is an implementation of the DES and triple DES encryption and decryption in compliance with the NIST Data Encryption Standard. It processes 64-bit blocks, with one, two, or three 56-bit keys.
Basic core is very small (3,000 ASIC gates). Enhanced versions are available that support
various cipher modes (ECB, CBC, OFB, CFB,
CTR).
The design is fully synchronous and available in both source and netlist form. Test bench
includes the NIST DES test vectors.
DES Core is supplied as portable Verilog (VHDL version available) thus allowing customers to carry out an internal code review to ensure its security.
Basic core is very small (3,000 ASIC gates). Enhanced versions are available that support
various cipher modes (ECB, CBC, OFB, CFB,
CTR).
The design is fully synchronous and available in both source and netlist form. Test bench
includes the NIST DES test vectors.
DES Core is supplied as portable Verilog (VHDL version available) thus allowing customers to carry out an internal code review to ensure its security.
查看 Ultra-Compact Data Encryption Standard (DES/3DES) Core 详细介绍：
- 查看 Ultra-Compact Data Encryption Standard (DES/3DES) Core 完整数据手册
- 联系 Ultra-Compact Data Encryption Standard (DES/3DES) Core 供应商
Block Diagram of the Ultra-Compact Data Encryption Standard (DES/3DES) Core
DES IP
- Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes
- DES and Triple DES (TDES or 3DES) encryption and decryption coprocessor
- Triple DES core
- DES/TDES core
- DES Encryption and Decryption Processor