UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine
Chevin Technology’s 10/25/40/100G UDP/IP Offload Engine for Intel and AMD Xilinx FPGAs is configurable, and simplifies integration by handling the complete Ethernet frame assembly. The UDP/IP Offload Engine is a mature IP core with proven success in customers’ projects. Reference designs are available for various boards to assist with integration and we offer our customers customised, expert engineering support packages to help meet project goals.
查看 UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine 详细介绍:
- 查看 UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine 完整数据手册
- 联系 UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine 供应商
Block Diagram of the UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine
![UDP/IP - 10/25/40/100G Ethernet UDP/IP Offload Engine Block Diagam](http://www.design-reuse.com/sip/blockdiagram/37332/20220506124147-main-udp-1-1-1.jpg)