PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
UART : Universal Asynchronous Receiver Transmitter Core
Register based configuration enables easy hook-up with a wide range of embedded applications.
查看 UART : Universal Asynchronous Receiver Transmitter Core 详细介绍:
- 查看 UART : Universal Asynchronous Receiver Transmitter Core 完整数据手册
- 联系 UART : Universal Asynchronous Receiver Transmitter Core 供应商



