DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
You are here:
Two Port Register File Compiler IP, UMC 40nm LP process
UMC 40nm LP/LVT process, Two Port Register File with LVT.
查看 Two Port Register File Compiler IP, UMC 40nm LP process 详细介绍：
- 查看 Two Port Register File Compiler IP, UMC 40nm LP process 完整数据手册
- 联系 Two Port Register File Compiler IP, UMC 40nm LP process 供应商