You are here:
Two Port Register File Compiler IP, UMC 28nm HLP process
UMC 28nm HLP peripheral LVT Two Port Register File memory compiler.
查看 Two Port Register File Compiler IP, UMC 28nm HLP process 详细介绍：
- 查看 Two Port Register File Compiler IP, UMC 28nm HLP process 完整数据手册
- 联系 Two Port Register File Compiler IP, UMC 28nm HLP process 供应商
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- HBM Subsystem IP Gen2
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- GDDR6 Memory Controller