You are here:
Two Port Register File Compiler IP, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG Logic process synchronous Two Port (1R1W) Register File SRAM memory compiler.
查看 Two Port Register File Compiler IP, UMC 0.13um SP/FSG process 详细介绍：
- 查看 Two Port Register File Compiler IP, UMC 0.13um SP/FSG process 完整数据手册
- 联系 Two Port Register File Compiler IP, UMC 0.13um SP/FSG process 供应商
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- SiFive: HBM Subsystem IP Gen2
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- Multi Rate SerDes PHY - TSMC 28nm HPC+
- GDDR6 Memory Controller
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M