tsmc cln40lp digital delay lock loop IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Design And Reuse

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for tsmc cln40lp digital delay lock loop products
Contact information for tsmc cln40lp digital delay lock loop Suppliers

Please log in here to your account.

New user ? Signup here.

Tsmc cln40lp digital delay lock loop IP Listing

7 IP Cores

找不到我需要的：
搜索特定的IP？点击此处

Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

1
Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

2
Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 80nm GC (CLN80GC)

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

3
Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT)

Dolphin Technology offers a wide range, programmable PLL Compiler designed to provide low jitter across PVT variations. Dolphin also provides a fully digital, high precision DLL solution with ...

4
Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm GT (CLN90GT)

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

5
Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm G (CLN90G)

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

6
Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm LP (CLN90LP)

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features ...

7

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

EETimes

本网站的任何部分未经Design&Reuse许可，不得复制，重发，转载或以其他方式使用。

业务合作

访问我们的合作伙伴页面了解更多信息

成为合作伙伴

添加产品

供应商免费录入产品信息

公布产品信息

Search for Silicon IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Tsmc cln40lp digital delay lock loop IP Listing

Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF

Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP

Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 80nm GC (CLN80GC)

Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT)

Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm GT (CLN90GT)

Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm G (CLN90G)

Digital Delay Locked Loop (133MHz Â– 333MHz) - TSMC 90nm LP (CLN90LP)

业务合作

添加产品

Design-Reuse.com