H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
You are here:
TSMC CL016G 160nm Deskew PLL - 130MHz-650MHz
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference. The PLL can also multiply the clock reference by an integer between 1 and 4. It provides three 50% duty cycle skew aligned outputs that are divided down from the internal VCO frequency by 1, 2, and 4.
查看 TSMC CL016G 160nm Deskew PLL - 130MHz-650MHz 详细介绍:
- 查看 TSMC CL016G 160nm Deskew PLL - 130MHz-650MHz 完整数据手册
- 联系 TSMC CL016G 160nm Deskew PLL - 130MHz-650MHz 供应商