TSMC CL013LVOD 130nm DDR DLL - 87MHz-435MHz
TCI can configure this block to have almost any number of slaves (which delay the arbitrary signals) with a single master section (which establishes the time base) to minimize area and power. The slave delays can be independently set to precise values or dynamically adjusted after determining the boundaries of a data eye. The DDR DLL has excellent linearity and very high resolution.
TCI can also configure this block to output multi-phase clocks directly from the reference clock.
查看 TSMC CL013LVOD 130nm DDR DLL - 87MHz-435MHz 详细介绍:
- 查看 TSMC CL013LVOD 130nm DDR DLL - 87MHz-435MHz 完整数据手册
- 联系 TSMC CL013LVOD 130nm DDR DLL - 87MHz-435MHz 供应商