You are here:
This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options.
This is fully configurable FIFO with configurable Depth, Configurable width. Fifo Memory is implemented by Registers.
It has option to select CDC mythology and CDC Clock ratio to make it more stable operating at different set of freq.
It has option to select CDC mythology and CDC Clock ratio to make it more stable operating at different set of freq.
查看 This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options. 详细介绍：
- 查看 This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options. 完整数据手册
- 联系 This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options. 供应商
FIFO IP
- eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface
- USB 2.0 Device with FIFO Interface (USB20HF)
- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
- SPI Master / Slave Controller w/FIFO (APB Bus)
- eSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)
- I2C Master Controller w/FIFO (APB Bus)