28G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 12nm
You are here:
The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process
The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process
查看 The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process 详细介绍：
- 查看 The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process 完整数据手册
- 联系 The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process 供应商
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface