You are here:
Sub-LVDS receiver followed by 1:4 de-serializer
The S13V25_CCP2RX _01 recovers a serial bit stream containing image data and converts it to a 4-bit 1/4 rate word. The receiver defined in this IP is only required to interface with the image sensor. The receiver consists of two LVDS receiver cells (Strobe and Data) followed by a 1:4 de-serializer. Only Data-Strobe mode needs to be supported in this design. Therefore the clock may always be recovered using a DDR Flop clocked by the XOR of Strobe and Data. In addition, only Sub-LVDS electrical requirements must be met.
查看 Sub-LVDS receiver followed by 1:4 de-serializer 详细介绍：
- 查看 Sub-LVDS receiver followed by 1:4 de-serializer 完整数据手册
- 联系 Sub-LVDS receiver followed by 1:4 de-serializer 供应商
Sub-LVDS receiver followed by 1:4 de-serializer IP
- Camera SLVS-EC/MIPI D-PHY/sub-LVDS/CMOS1.8 combo Receiver 5.0G/2.5G/1Gbps/166MHz 8-Lane
- Camera SLVS-EC/MIPI D-PHY/sub-LVDS/CMOS1.8 combo Receiver 2.4G/2.5G/800Mbps/166MHz 8-Lane
- Camera Sub-LVDS Receiver
- GLOBALFOUNDRIES 28nm SLP sub-LVDS Receiver
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- Camera sub-LVDS/mini-LVDS/LVDS/HiSPi(SLVS-400, HiVCM)/MIPI-DPHY/CMOS 6-7mode Combo-Receiver 1.5Gbps