USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process 12-Track high performance Cell Library.
查看 Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 40nm LP process 详细介绍：
- 查看 Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 40nm LP process 完整数据手册
- 联系 Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 40nm LP process 供应商