USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
Standard Cell PowerSlash(TM) Library IP, UMC 0.11um LL/FSG process
UMC 0.11um LL/FSG Logic process high density POWERSLASH Core Cell Library.
查看 Standard Cell PowerSlash(TM) Library IP, UMC 0.11um LL/FSG process 详细介绍：
- 查看 Standard Cell PowerSlash(TM) Library IP, UMC 0.11um LL/FSG process 完整数据手册
- 联系 Standard Cell PowerSlash(TM) Library IP, UMC 0.11um LL/FSG process 供应商