MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library with LPLUS (C38).
查看 Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process 详细介绍：
- 查看 Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process 完整数据手册
- 联系 Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process 供应商