USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process
UMC 0.18um GII Logic process high-density/Low Power Core Cell Library.
查看 Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process 详细介绍：
- 查看 Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process 完整数据手册
- 联系 Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process 供应商