PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
You are here:
Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Logic process 9-Track Standard Cell Library (C50 Generic Core).
查看 Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process 详细介绍:
- 查看 Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process 完整数据手册
- 联系 Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process 供应商