10Gbps Multi-Link and Multi-Protocol PCIe 3.1 PHY IP for TSMC
Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process
查看 Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process 详细介绍:
- 查看 Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process 完整数据手册
- 联系 Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process 供应商