ST 6-bit, 20 GSPS Analog to Digital Converter IP block
It is the only IP core in this sampling rate class that is available with a high-speed input buffer, track and hold stage, and encoder -based full data rate output interface.
The cost-effective IP block has been designed and verified for FDSOI processes and validated at 28 nm FDSOI process.
查看 ST 6-bit, 20 GSPS Analog to Digital Converter IP block 详细介绍:
- 查看 ST 6-bit, 20 GSPS Analog to Digital Converter IP block 完整数据手册
- 联系 ST 6-bit, 20 GSPS Analog to Digital Converter IP block 供应商