You are here:
SSCG PLL - TSMC CLN3P
Analog Bits’ PCIe REF PLL addresses stringent performance requirements in high-speed serial link applications that support the PCI Express Gen4 and Gen5 serial bus standard where SRIS (Separate RefClk Independent Spread-spectrum clock generation) is required. This SSCG PLL is designed for digital logic processes and uses robust design techniques to work in noisy SoC environments.
The PLL macro is implemented in Analog Bits’ proprietary architecture that uses core and 1.2V IO devices. With all components integrated, jitter performance and standby-power are significantly improved.
The PLL macro is implemented in Analog Bits’ proprietary architecture that uses core and 1.2V IO devices. With all components integrated, jitter performance and standby-power are significantly improved.
查看 SSCG PLL - TSMC CLN3P 详细介绍：
- 查看 SSCG PLL - TSMC CLN3P 完整数据手册
- 联系 SSCG PLL - TSMC CLN3P 供应商