You are here:
SPI Master - EEPROM Controller
The MSPIM IP implements a synchronous a single-chip SPI Master IP capable of high speed serial data transfer with up to 8 SPI slave. The MSPIM IP can be programmed to run either in standard SPI mode where bidirectional one byte transactions are implemented, or in extended SPI mode where frame transactions are implemented as an SPI EEPROM Controller. The MSPIM IP controls all SPI-bus specific sequences, protocol and timing. This IP can be customized according to specific needs (application-specific requirement). Any other pre-designed functions can be integrated into the FPGA. FPGA density and I/O requirements can be defined according to customer specification.
查看 SPI Master - EEPROM Controller 详细介绍:
- 查看 SPI Master - EEPROM Controller 完整数据手册
- 联系 SPI Master - EEPROM Controller 供应商
Serial SPI - EEPROM Controller IP
- Quad SPI Controller
- AHB Octal SPI Controller with Execute in Place
- Serial Peripheral Interface – Master/Slave with Octal, Quad, Dual and Single SPI Bus support
- SPI Master / Slave Controller w/FIFO (APB Bus)
- eSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)
- SPI Slave Controller (SPI2APB, SPI2AXI, SPI2AHB Bus)