Adaptive Clock Generation Module for DVFS and Droop Response
You are here:
Specialty SSTL IO IP, UMC 0.18um G2 process
UMC 0.18um GII Logic process true 2.5V SSTL2 IO cells.
查看 Specialty SSTL IO IP, UMC 0.18um G2 process 详细介绍：
- 查看 Specialty SSTL IO IP, UMC 0.18um G2 process 完整数据手册
- 联系 Specialty SSTL IO IP, UMC 0.18um G2 process 供应商