Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
You are here:
Specialty Analog ESD IO IP, UMC 28nm HLP process
UMC 28nm HLP Logic process, 3.3V Analog ESD IO Cell Library.
查看 Specialty Analog ESD IO IP, UMC 28nm HLP process 详细介绍：
- 查看 Specialty Analog ESD IO IP, UMC 28nm HLP process 完整数据手册
- 联系 Specialty Analog ESD IO IP, UMC 28nm HLP process 供应商