You are here:
Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process
UMC 40nm LP/RVT Logic process, 3.3V Analog ESD IO Cell Library (using 2.5V overdrive 3.3V MOS).
查看 Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process 详细介绍:
- 查看 Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process 完整数据手册
- 联系 Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process 供应商