MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
SMIC 65nm LL DDR3/DDR2/LPDDR2 COMBO interface for DRAM application
特色
- DDR3/DDR2/LPDDR2 COMBO interface for DRAM application;
- SMIC 65nm Logic Low Leakage 1P10M Salicide 1.2V/1.8V/2.5V Process;
- Cell Size (Width * height) 40um * 270um with DUP stagger bonding pads;
- Work IO voltage: 1.2V/1.5V/1.8V;
- Programmable driven-strength, programmable ODT,support DDR3-1333,DDR2-1066,LPDDR2-1066;
- Suitable for 7, 8, 9 and 10 layers application ;
查看 SMIC 65nm LL DDR3/DDR2/LPDDR2 COMBO interface for DRAM application 详细介绍:
- 查看 SMIC 65nm LL DDR3/DDR2/LPDDR2 COMBO interface for DRAM application 完整数据手册
- 联系 SMIC 65nm LL DDR3/DDR2/LPDDR2 COMBO interface for DRAM application 供应商