You are here:
SMIC 65nm LL 1.2v/2.5v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 300MHz to 900MHz. By setting DM [3:0] and DN [6:0] to different values according to different CLKIN, CLK will be locked at the multiples of input frequency.
查看 SMIC 65nm LL 1.2v/2.5v APLL 详细介绍:
- 查看 SMIC 65nm LL 1.2v/2.5v APLL 完整数据手册
- 联系 SMIC 65nm LL 1.2v/2.5v APLL 供应商