Advanced DPA- and FIA-resistant FortiMac HMAC SHA2 SW library
You are here:
SMIC 55nm LL MIPI DPHY
This is a DPHY IP compliant to the “MIPI Alliance Spec for D-PHY v1.1”, which consists of Bi-directional 1-Clock and 4-Data lanes. It can support both Master and Slave side. Each lane supports 2.5Gbps in High-Speed mode and 10Mbps/lane in Low-Power escape mode. The target applications are CSI-2 and DSI physical layers.
查看 SMIC 55nm LL MIPI DPHY 详细介绍:
- 查看 SMIC 55nm LL MIPI DPHY 完整数据手册
- 联系 SMIC 55nm LL MIPI DPHY 供应商
MIPI DPHY IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Globalfoundries 12nm MIPI D-PHY V1.2@2.5GHz
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+
- MIPI C-PHY/D-PHY Combo RX+ IP 4.5Gsps/4.5Gbps in TSMC N5