You are here:
SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
VeriSilicon SMIC 0.18um Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18um Logic 1P6M Salicide 1.8/3.3V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of word and bit lengths. While satisfying speed and power requirements, it is optimized for area efficiency.
VeriSilicon SMIC 0.18um Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, or 6 as the top metal. Dummy bit cells are synthesized with the intention to enhance reliability.
The compiler supports a comprehensive range of word and bit lengths. While satisfying speed and power requirements, it is optimized for area efficiency.
VeriSilicon SMIC 0.18um Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, or 6 as the top metal. Dummy bit cells are synthesized with the intention to enhance reliability.
查看 SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux 详细介绍:
- 查看 SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux 完整数据手册
- 联系 SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux 供应商
SMIC IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 2.0 nanoPHY in SMIC (65nm)
- BT Dual Mode v6.0 RF PHY IP in TSMC 22nm with Channel sounding
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)