SMIC 0.18um 1.8v/3.3v PLL

Designed for audio clock generation, this PLL integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other supportive circuits. The reference clock is either a crystal or an input clock from other sources and supports 8.192MHz/10MHz/12MHz/12.288MHz/13MHz/13.5MHz/19.2MHz/21.25MHz/24MHz/26MHz/38.85MHz as a reference.. The PLL supports 256*fs and 128*fs clock output, wherein fs is the audio system’s sample rate of 8kHz/11kHz/12kHz/16kHz/22kHz/24kHz/32kHz/44.1kHz/48kHz /96kHz.

• 查看 SMIC 0.18um 1.8v/3.3v PLL 完整数据手册
• 联系 SMIC 0.18um 1.8v/3.3v PLL 供应商