You are here:
SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
VeriSilicon SMIC 0.13um Low Leakage Process High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Low Leakage Logic 1P8M Salicide 1.5/3.3V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMIC 0.13um Low Leakage Process High-Speed Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMIC 0.13um Low Leakage Process High-Speed Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability
查看 SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler 详细介绍:
- 查看 SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler 完整数据手册
- 联系 SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler 供应商
SMIC IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 2.0 nanoPHY in SMIC (65nm)
- BT Dual Mode v6.0 RF PHY IP in TSMC 22nm with Channel sounding
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)