You are here:
SMIC 0.13um High-Speed Synchronous Two-Port Register File
VeriSilicon SMIC 0.13um Synchronous Two-Port Register File optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V process.
While satisfying speed and power requirements, it was optimized for area efficiency.
VeriSilicon SMIC 0.13um Synchronous Two-Port Register File uses four metal layers within the blocks and supports metal 6,7,8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
While satisfying speed and power requirements, it was optimized for area efficiency.
VeriSilicon SMIC 0.13um Synchronous Two-Port Register File uses four metal layers within the blocks and supports metal 6,7,8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
查看 SMIC 0.13um High-Speed Synchronous Two-Port Register File 详细介绍:
- 查看 SMIC 0.13um High-Speed Synchronous Two-Port Register File 完整数据手册
- 联系 SMIC 0.13um High-Speed Synchronous Two-Port Register File 供应商
High Speed IP
- High Speed PLL - TSMC N5
- 12bit 2Gsps High Speed Pipeline ADC IP Core
- High Speed 1.5GHz Frac-N PLL IP Core
- 12-bit, High Speed SAR ADC in TSMC (28nm, 16nm, 12nm)
- 12-bit, High Speed Current Steering DAC in TSMC (28nm, 16nm, 12nm)
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP