DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
You are here:
SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM
VeriSilicon SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V process. While satisfying speed and power requirements, it was optimized for area efficiency.
VeriSilicon SMIC Synchronous Single-Port/Dual-Port SRAM uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
VeriSilicon SMIC Synchronous Single-Port/Dual-Port SRAM uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
查看 SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM 详细介绍:
- 查看 SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM 完整数据手册
- 联系 SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM 供应商
High Speed IP
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- 16bit 5Gsps silicon proven High performance Current Steering DAC IP Core
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP
- 12-bit, High Speed SAR ADC in TSMC (28nm, 16nm, 12nm)
- 12-bit, High Speed Current Steering DAC in TSMC (28nm, 16nm, 12nm)