Scalable multicore architecture for a range of macrocells, small cells, cloud-RAN, DFE/DPD/ and more
You are here:
Single precision, IEEE 754, floating point multiplier
The eSi-SP-FP-Multiplier IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point multiplication.
查看 Single precision, IEEE 754, floating point multiplier 详细介绍：
- 查看 Single precision, IEEE 754, floating point multiplier 完整数据手册
- 联系 Single precision, IEEE 754, floating point multiplier 供应商
IEEE 754 IP
- Single precision, IEEE 754, floating point divider
- Single precision, IEEE 754, floating point square root
- Single precision, IEEE 754, floating point to integer conversion
- Half precision, IEEE 754, floating point fused multiply add
- IEEE 754 Floating Point Coprocessor
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs