You are here:
- Silicon IP Catalog >
- Other >
- Arithmetic & Mathematic >
- Adder/Subtractor >
- Floating-Point Adder/Subtractor
Single precision, IEEE 754, floating point adder
The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction operations.
The number of pipeline stages is configurable to balance maximum frequency, area, power and latency.
The number of pipeline stages is configurable to balance maximum frequency, area, power and latency.
查看 Single precision, IEEE 754, floating point adder 详细介绍：
- 查看 Single precision, IEEE 754, floating point adder 完整数据手册
- 联系 Single precision, IEEE 754, floating point adder 供应商
IEEE 754 IP
- Single precision, IEEE 754, floating point multiplier
- Single precision, IEEE 754, floating point divider
- IEEE 754 Floating Point Coprocessor
- Single precision floating-point fast speed parametrized multi operands adder
- Single precision floating-point 2 cycle's multiplier
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs