You are here:
Single Port SRAM Compiler IP, UMC 55nm LP process
UMC 55nm LP Low-K Logic process Synchronous Single Port SRAM memory compiler.
查看 Single Port SRAM Compiler IP, UMC 55nm LP process 详细介绍：
- 查看 Single Port SRAM Compiler IP, UMC 55nm LP process 完整数据手册
- 联系 Single Port SRAM Compiler IP, UMC 55nm LP process 供应商
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- HBM Subsystem IP Gen2
- High Performance DDR4/3 Memory Controller
- SD 3.0 / SDIO 3.0 Combo Device Controller
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- Hyperbus Flash Memory Controller