USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 22ULP
You are here:
Single Port SRAM Compiler IP, UMC 28nm HLP process
high density Single Port SRAM, UMC 28nm HLP process.
查看 Single Port SRAM Compiler IP, UMC 28nm HLP process 详细介绍：
- 查看 Single Port SRAM Compiler IP, UMC 28nm HLP process 完整数据手册
- 联系 Single Port SRAM Compiler IP, UMC 28nm HLP process 供应商