You are here:
Single Lane and Quad Lane 5Gbps USB3.1 PHY IP in TSMC 55LP process
TERMINUS CIRCUITS USB 3.1 GEN1 PHY is high performance, low power, low latency Single & Quad-Lane PHY that supports USB protocol and its signalling needs. It has features like clocking and clock & data recovery, Serialization and De-Serialization of Data, 8/10b data coding, Receiver detection.
TERMINUS CIRCUITS’s USB 3.1 PHY uses 32/16bit Data PIPE interface. It also supports lower power management’s states like P0s, P1, P1-sub-states and P2. USB 3.1 PHY IP is available in TSMC 55nm LP process.
* A limited number of Test Chips manufactured in TSMC 55LP (Single lane and Quad Lanes) are available for Early customers. Contact us for more details.
TERMINUS CIRCUITS’s USB 3.1 PHY uses 32/16bit Data PIPE interface. It also supports lower power management’s states like P0s, P1, P1-sub-states and P2. USB 3.1 PHY IP is available in TSMC 55nm LP process.
* A limited number of Test Chips manufactured in TSMC 55LP (Single lane and Quad Lanes) are available for Early customers. Contact us for more details.
查看 Single Lane and Quad Lane 5Gbps USB3.1 PHY IP in TSMC 55LP process 详细介绍：
- 查看 Single Lane and Quad Lane 5Gbps USB3.1 PHY IP in TSMC 55LP process 完整数据手册
- 联系 Single Lane and Quad Lane 5Gbps USB3.1 PHY IP in TSMC 55LP process 供应商
USB GEN1 IP
- USB 3.1 PHY IP ((10G/5G),Silicon proven in TSMC 28HPC+)
- USB 3.1 Gen1 / Gen2 Host Controller IP
- USB 3.1 Gen1 / Gen2 Device Controller IP
- 1.125G - 8G/10G SerDes IP, Supports (PCIe Gen1/2/3, USB 3.0 SuperSpeed, SATA Gen1/2/3, JESD204B and SGMII / QSGMII) standards (Silicon proven in ST 28 FDSOI)
- USB 3.1 PHY IP ((10G/5G),Silicon proven in SMIC 14SF+/ SF++)
- USB 3.2 PHY IP ((20G/10G),Silicon proven in UMC 28HPC+)