You are here:
Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features
The Alma Technologies SPI-MEM-CTRL core offers the interconnection between a host and an SPI Flash memory device. The SPI-MEM-CTRL supports Single, Dual Input, Dual Input/Output, Quad Output and Quad Input/Output SPI protocol accesses and optionally includes Boot and Execute On-The-Fly support.
The core automatically identifies a variety of serial flash memories and communicates with the attached device at the maximum possible bandwidth. Register accesses are used to insert access requests and read/write data into/out SPI-MEM-CTRL core. Communication with devices other than those automatically identified, is also feasible as the core can be programmed with the memory device parameters. The SPI-MEM-CTRL can read, write or erase any part of the memory.
The core is rigorously verified. A complete verification environment that helps designers verify the functionality and compliance of the core, and additional aids for system-level simulation are available.
The core automatically identifies a variety of serial flash memories and communicates with the attached device at the maximum possible bandwidth. Register accesses are used to insert access requests and read/write data into/out SPI-MEM-CTRL core. Communication with devices other than those automatically identified, is also feasible as the core can be programmed with the memory device parameters. The SPI-MEM-CTRL can read, write or erase any part of the memory.
The core is rigorously verified. A complete verification environment that helps designers verify the functionality and compliance of the core, and additional aids for system-level simulation are available.
查看 Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features 详细介绍：
- 查看 Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features 完整数据手册
- 联系 Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features 供应商
Block Diagram of the Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features
SPI Flash Controller IP
- Flash SPI controller master/slave
- Quad-SPI FLASH Controller AHB
- AXI / AHB / APB - SPI Flash Memory Controller - Octal/Quad/Dual/Single SPI I/O - CPU access to Flash and optional Execute-in-Place (XIP), Boot, DMA
- SPI Flash Memory Controller
- QSPI FLASH Controller with Execute in place – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- AHB Quad SPI Controller with Execute in Place (70115)