NVM OTP NeoBit in TSMC (350nm, 250nm, 180nm, 160nm, 130nm, 110nm, 90nm, 80nm, 55nm, 40nm)
Silterra 0.11um Ultra Low Leakage 6track Std Cell Library
查看 Silterra 0.11um Ultra Low Leakage 6track Std Cell Library 详细介绍:
- 查看 Silterra 0.11um Ultra Low Leakage 6track Std Cell Library 完整数据手册
- 联系 Silterra 0.11um Ultra Low Leakage 6track Std Cell Library 供应商
Silterra IP
- USB2.0 PHY, 8-bit or a 16-bit parallel interface, remaining backward compatible with USB1.1 legacy protocol at 12Mbps
- PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
- Ethernet 10/100 PHY
- USB 2.0 On-chip oscillator, termination resistors, and DP/DM short circuit protection (0.18u)
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- 400kHz Touch Sensor Silterra 0.18 μm