MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Serial Front Panel Data Port (sFPDP) Core
The core includes all functionality needed to meet the framing and signaling specification of sFPDP including: comma alignment, 8b/10b encode/decode, primitive decode, port state machine, CRC generation/checking, elastic FIFO, and phase FIFO.
At the physical layer, the core is built for connecting to ASIC/FPGA embedded SERDES or discrete SERDES parts. The user interface of the core provides an intuitive streaming interface for application designers. The user interface within the core also includes crossclocking logic making integration into the larger design extremely simple.
This core has been used on a diverse set of applications, from medical imaging to aerospace electronics, and on a wide range of parts at varying operating rates. The core comes with test-benches and example code, making design integration a straightforward task.
查看 Serial Front Panel Data Port (sFPDP) Core 详细介绍:
- 查看 Serial Front Panel Data Port (sFPDP) Core 完整数据手册
- 联系 Serial Front Panel Data Port (sFPDP) Core 供应商