You are here:
Serial ATA1.5/3.0 Gbps PHY IP Core
The Mentor Graphics MSATA_PHYcore provides PHY layer functionality for a Serial ATA(SATA) interface operating at 3Gbps or 1.5Gbps. The MSATA_PHY core contains all the analog/mixed-signal components required to implement the industry standard SATA protocol within the physical layer and when combined with Mentor Graphics SATA Host or Device controller, the core provides a complete SATA hardware solution. The IP components include: transmitter drivers, receiver input buffers, impedance matching circuitry, amplitude and impedance calibration circuitry, parallel-to-serial and serial-to-parallel converters (serializer/deserializer) ,clock tuning & alignment mechanisms, OOB signal detection, clock speed & parallel bus width selection, test modes, and power management.
查看 Serial ATA1.5/3.0 Gbps PHY IP Core 详细介绍:
- 查看 Serial ATA1.5/3.0 Gbps PHY IP Core 完整数据手册
- 联系 Serial ATA1.5/3.0 Gbps PHY IP Core 供应商
Storage IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- High Performance NVMe for PCIe-based storage
- PCIe 5.0 PHY IP for Storage and High-Bandwidth Connection
- AES-XTS for Storage Encrypt/Decrypt Core
- USB 2.0 Mass Storage Devices Design Platform
- Zynq SATA Storage Extension - Production Reference Design